← 返回首页
Vivado-Design-Tutorials/Versal/Memory_and_NoC at 0bb8e467db24bac700b951768fa7799453b2eef2 · Xilinx/Vivado-Design-Tutorials · GitHub
Skip to content

Navigation Menu

Toggle navigation
Sign in
Appearance settings
Search or jump to...

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Appearance settings
Resetting focus

Latest commit

 

History

History
 0bb8e46
Top

Folders and files

NameName
Last commit message
Last commit date

parent directory

..
 
 
 
 
 
 
 
 
 
 
 
 
View all files

README.md

Versal™ Adaptive SoC Architecture Tutorials

See Vivado™ Development Environment on amd.com

Memory and Network on Chip (NoC) Tutorials

These tutorials demonstrate how to build NoC designs using either the Vivado IP integrator (IPI) or RTL-centric flows.

These tutorials showcase different design aspects of the NoC and integrated DDR memory controller (DDRMC).

These tutorials showcase different design aspects of the NoC and integrated high bandwidth memory (HBM) controller.

These tutorials showcase system designs that leverage the NoC.

These tutorials showcase different design aspects of the NoC2 and integrated DDR5/LPDDR5/5X memory controller (DDRMC5).

Copyright © 2020–2025 Advanced Micro Devices, Inc.

Terms and Conditions

Footer

© 2026 GitHub, Inc.